

DEEPX



# **DEEPX MISSION** | Al of Things




The era of AI will create new and diverse applications embedded in things.

DEEPX

**Embedded AI Specialist** 



# **DEEPX's Disruptive Innovation**



**NVIDIA GPU vs. DEEPX NPU** 



# **Disruptive Innovation** | "IT'S REAL"

## **NVIDIA Model: Tesla V100 16GB**



- · Performance: 56TOPS
- · Efficiency: 0.18TOPS/W
- · Price: Approx. \$3,000
- · Power Consumption: 300W

## **DEEPX's Flagship Model: DX-M1**



- · Performance: 23TOPS
- · Efficiency: 10TOPS/W
- Price: Approx. \$70
- Power Consumption: 3~5W

# DEEPX

https://youtu.be/V3f8ZRe-KfY?t=58



https://youtu.be/V3f8ZRe-KfY?t=58




## **Extreme Case: Ultra Low Power NPU**

# **Custom NPU Architecture**

# **Intelligent CMOS Image Sensor**

- Face Detection Function NPU
  - ✓ Lower than 10mW
  - ✓ Always-on Function








**Always-on Smart CIS** 



# **Market Overview**

# The Al Chipset market reached \$11B in 2019 and reaching \$71B by 2025.





# **DEEPX VISION** | Super Intelligence Civilization





# **IP Strategy**

## ✓ Patents

- More than 107+
  Patents for NPU tech
- Constantly developing fundamentals of NPU











## ✓ Patent Portfolio


O1 Planning to file for more than 20 patents per year (PCT, KR, US)

| Al<br>Applications | Al Memory<br>Architecture | AI<br>VISION/ISP | NPU | SoC | AR/VR<br>Applications | Total |
|--------------------|---------------------------|------------------|-----|-----|-----------------------|-------|
| 14                 | 28                        | 6                | 45  | 8   | 6                     | 107   |



# **Business Area**













## SoC ASIC

Provide DEEPX NPU embedded commercial AI chips

# Custom NPU IP Licensing

Provide one of the most efficient NPU design IPs for Strategical Partners

# **Custom SoC Design Service**

Provide fully specialized custom SoC based on DEEPX NPU



# **Target Market**

**Smart Camera Module** 



**Automotive** 



**Consumer Electronics** 



**Surveillance System** 



**Edge Computing** 



**Smart Mobility / Drone** 





# **Product Roadmap (2022)**










# **Business & Product Portfolio**





## **DEEPX Supply Chain Management**

| Work tools | Design IP | Back-End Design       | Foundry | Package    |
|------------|-----------|-----------------------|---------|------------|
| cādence    | ARM       | GAONS                 | SAMSUNG | Echnology' |
| SYNOPSYS°  | CEVA      | ASICLAND              |         |            |
| XILINX°    | Synopsys° | SOCIONEX <sup>†</sup> | tsmc    | HANA       |



**DEEPX** 

**Blitz-Scaling** 

Strategy



# Toward the most customer centric company



Investors (Series A&B \$25Mil)









NPU developments



International
Business

- Preparing the first NPU chip fabrication in 2022
- Demonstrated the first version of basic NPU (mid 2019)
- 100+ Patents for NPU technology
- Government funds for NPU technology (ca.\$30Mil)

• Established a branch in Silicon Valley (2018.8)






# **Founder**

## **Background**

| 2007        | · KETI (Alternative Military Service) KETI |
|-------------|--|
| 2007 - 2011 | • Ph.D. in EE at UCLA                      |
| 2008 - 2009 | · Broadcom (Intern)                        |
| 2010        | · IBM T.J. Watson Research (Visiting)      |
| 2011 - 2014 | · Cisco Systems cisco                      |
| 2014 - 2017 | · Apple                                    |

## **Research Achievement**





## **Pioneer in NPU since 2010**

ACM Transactions on Reconfigurable Technology and Systems (TRETS

A Fully Pipelined FPGA Architecture of a Factored Restricted Boltzmann Machine Artificial Neural Network

LOK-WON KIM, Cisco Systems
SAMEH ASAAD and RALPH LINSKER, IBM T. J. Watson Research Center.

are present across multiple types of input. We obtain (in simulation) a 100-fold acceleration (vs. CPU software) for an fRBM having N=256 units in each of its four groups (two input, one output, one intermediate group of units) running on a Virtex-6 LX760 FPGA. Many of the architectural features we implement are applicable not only to fRBMs, but to basic RBMs and other ANN algorithms more broadly.

## **Developed the world first edge NPU**









# **Man Power**

## J.W. KIM

Head of R&D

- Former Project Director at Samsung Electronics
- Georgia Tech PhD in Electrical Engineering
- Samsung: GPU development; DSP development & commercialization



## T.H. Kwon | Head of Business

- Former US Branch President at COASIA
- Samsung LSI ASIC Sales +20 years (US/EU)
- A wealth of experience in Global Sales & Marketing



## **NPU IP LEAD**

NPU IP Design 20+ years







MS at SNU

## **SoC TECH LEAD**

SoC Chip Design 16+ years





MS at Incheon Univ.

## NPU TECH Jr

Energy-efficient PIM Architecture



MS at KAIST

## **SW TECH LEAD**

SW Framework 10+ years





PhD at UCLA

## RTL TECH LEAD

**HW Processor Design** 13+ years





MS at Sejong Univ.

### SW TECH LEAD

**NPU Compiler** 13+ years



MS at Korea Univ.

## Sys. SW LEAD

System Software 10+ years



**Experienced in Automotive Solutions** 

## HRM & HRD

**Human Resources** 





MBA at SNU

## **Strategic Patents**

Strategic Patents 13+ years





MS at Strathclyde

## Strategic Marketing

Global Marketing 8+ years





TECH MBA at UIUC